#66 today
242ta04016-pixel/Full-adder
Verilog Other
Full adder implementation using Verilog HDL with simulation and testbench to verify all input combinations
Created Aug 1, 2026
- Stars
- 9
- Today
- +9
- Forks
- 0
- Quality
- 85/100
- Momentum
- 18
First trending
Aug 2, 2026
first spotted on the list
Best rank
#66
highest position reached
Appearances
1
times on the trending list
Quality score
85
out of 100
Momentum
18
trend strength indicator
Star velocity
1.5
stars per day since creation
Activity — last 60 days
daily counts, collected every 6 hours- Stars
- Forks
- Merged PRs
- Issues
- Closed issues
Collecting activity data since launch — check back in a few days.
Star history
total stars per snapshotNot enough snapshots yet — check back soon.
Rank history
position on trending · lower is betterNot enough snapshots yet — check back soon.
Stars badge
Show current stars in your README or profile. Auto-updates every 6 hours.
Markdown
[](https://www.notionpulse.cc/repo/242ta04016-pixel/Full-adder) HTML
<a href="https://www.notionpulse.cc/repo/242ta04016-pixel/Full-adder"><img src="https://www.notionpulse.cc/api/badge/242ta04016-pixel/Full-adder.svg" alt="242ta04016-pixel/Full-adder stars badge" /></a>